



The candidate is asked to:

- design the buffer inverter so as to minimize the overall delay time from a transition of input signal IN and the ensuing transition of output signal OUT;
- calculate the delay time from a transition of input signal IN and the ensuing transition of output signal OUT when the buffer as designed from item a) is used;
- estimate the average power dissipation of the circuit in Figure 2 when input signal IN has the waveform shown in Figure 3\*, where  $T = 4 \text{ ns}$  and  $t_1 = t_2 = 10 \text{ ps}$ ; for this estimation, static power consumption can be assumed to be negligible;




Figure 3

\* for the sake of simplicity, Figure 3 is not to scale along the horizontal axis.

- assume now that a series inductance  $L = 2 \text{ nH}$  is present between the source terminal of the pull-down transistor of the buffer designed as from item a) and ground ( $V_{SS}$ ), as shown in Fig. 4; the candidate is asked to estimate the noise that arises at the source terminal of the pull-down transistor of the buffer due to a transition 1/0 of output signal OUT, which takes place as a consequence of a transition 1/0 of input signal IN as shown in Fig. 3.




Figure 4