Exercise Circ10

Consider a CMOS fabrication process with the following process parameters:

 $k_{\rm n}' = \mu_{\rm n} C_{\rm ox} = 90 \ \mu {\rm A/V}^2, \ k_{\rm p}' = \mu_{\rm p} C_{\rm ox} = 40 \ \mu {\rm A/V}^2,$

 $V_{\rm th,n} = |V_{\rm th,p}| = 0.5 \, {\rm V},$

 $L_{\min} = 0.4 \ \mu m$ (minimum allowed channel length, for both N-channel and P-channel transistors),

 $C_{\rm ox} = 2$ fF/µm² (gate oxide capacitance per unit area),

 $t_{\rm ox}$ = 15 nm (gate oxide thickness).

The used fabrication technology and the layout are such that, for each transistor, the drain capacitance and the source capacitance turn out to be equal to 20% and 25%, respectively, of the gate capacitance, whereas the overlap/fringing gate capacitance and the capacitances associated to interconnections are negligible.

Supply voltage V_{DD} is equal to 3 V.

The transistors in the elementary inverter used in an integrated circuit fabricated with the above process have the following sizes:

<i>n</i> -channel transistor:	$W_{\rm n}$ (channel width) = 3 μ m;	L_n (channel length) = 0.4 μ m;
<i>p</i> -channel transistor:	$W_{\rm p}$ (channel width) = 9 μ m;	$L_{\rm p}$ (channel length) = 0.4 μ m.

By using the above elementary inverter, we implemented the circuit shown in figure 1, which is a ring oscillator where an elementary inverter (equal to the above elementary inverter) is added to drive the output capacitor $C_{\rm L}$ = 0.4 pF.





The candidate is asked to:

- a) Calculate the delay time of inverter 18, justifying all the assumptions made, if any.
- b) Calculate the delay time of the elementary inverters Ii (I = 1 to 7), justifying all the assumptions made, if any.
- c) Estimate the oscillation frequency of the circuit.