Exercise Circ11

Consider a CMOS fabrication process with the following process parameters:

 $k_{\rm n}{}' = \mu_{\rm n}C_{\rm ox} = 120 \ \mu {\rm A/V}^2, \ k_{\rm p}{}' = \mu_{\rm p}C_{\rm ox} = 40 \ \mu {\rm A/V}^2,$

 $V_{\rm th,n} = |V_{\rm th,p}| = 0.6 \, {\rm V},$

 $L_{\min} = 0.4 \ \mu m$ (minimum allowed channel length, for both N-channel and P-channel transistors),

 $W_{\min} = 1.0 \ \mu m$ (minimum allowed channel width, for both N-channel and P-channel transistors),

 $C_{\rm ox} = 2$ fF/µm² (gate oxide capacitance per unit area),

 $t_{\rm ox}$ = 15 nm (gate oxide thickness).

Supply voltage V_{DD} is equal to 3 V.

The candidate is asked to design a CMOS inverter able to ensure a delay time equal to 1 ns when driving an overall load capacitance of 2 pF (in nominal conditions) in the presence of an ideal step transistion (0/1 or 1/0) at the input node.

Reasonable assumptions should be made for unknown parameters, if any.