

## Exercise Circ18

Consider a CMOS fabrication process with the following parameters:

$$k_n' = \mu_n C_{ox} = 90 \mu A/V^2, k_p' = \mu_p C_{ox} = 30 \mu A/V^2,$$

$$V_{th,n} = |V_{th,p}| = 0.6 V,$$

$$L_{min} = 0.5 \mu m \text{ (minimum allowed channel length),}$$

$$t_{ox} = 12 \text{ nm (gate oxide thickness),}$$

$$C_{ox} = 2.5 \text{ fF}/\mu m^2 \text{ (gate oxide capacitance per unit area),}$$

The drain capacitance and the source capacitance in each inverter are assumed negligible with respect to the gate capacitance. Overlap/fringing gate capacitance and capacitances associated to interconnections are also assumed to be negligible.

Consider now the elementary inverter shown in Figure 1, where we have the following values:

$$W_N = 1.6 \mu m \text{ (channel width for N-channel transistors);}$$

$$W_P = 4.8 \mu m \text{ (channel width for P-channel transistors);}$$

$$L_N = L_P = L_{min} \text{ (channel length for N-channel and P-channel transistors);}$$

Supply voltage  $V_{DD} - V_{SS}$  is equal to 3 V.

Lateral diffusion in MOS transistors, as well as any parasitic element non referred to above, can be assumed to be negligible.

A single suitably designed inverter has to be included, as a buffer, between the above elementary inverter and a load capacitor  $C_L$  equal to 2 pF, as shown in Fig. 1.




Figure 1

The candidate is asked to:

- design the buffer inverter so as to substantially minimize the overall delay time from a transition of input signal IN and the ensuing transition of output signal OUT;
- calculate the delay time from a transition of input signal IN and the ensuing transition of output signal OUT when the buffer as designed from item a) is used;
- estimate the average power dissipation of the circuit in Figure 2 when input signal IN has the waveform shown in Figure 3\*, where  $T = 4 \text{ ns}$  and  $t_1 = t_2 = 10 \text{ ps}$ ; for this estimation, static power consumption can be assumed to be negligible.




Figure 2

\* for the sake of simplicity, Figure 3 is not to scale along the horizontal axis.

Assume now that a series inductance  $L = 2 \text{ nH}$  is present between the source terminal of the pull-down transistor of the buffer designed as from item a) and ground ( $V_{SS}$ ), as shown in Fig. 4.

- the candidate is asked to estimate the inductive noise that arises at the source terminal of the pull-down transistor of the buffer due to a transition 1/0 of output signal OUT, which takes place as a consequence of a transition 1/0 of input signal IN as shown in Fig. 3.




Figure 3