Exercise Circ24

Consider a CMOS fabrication process with the following process parameters:

 $k_{\rm n}' = \mu_{\rm n} C_{\rm ox} = 150 \ \mu \text{A/V}^2, \ k_{\rm p}' = \mu_{\rm p} C_{\rm ox} = 75 \ \mu \text{A/V}^2, \ V_{\rm th,n} = |V_{\rm th,n}| = 0.55 \ \text{V},$

 $L_{\min} = 0.5 \ \mu m$ (minimum allowed channel length, for both N-channel and P-channel transistors),

 $C_{\rm ox}$ = 2.5 fF/µm² (gate oxide capacitance per unit area),

 $C_{ov} = 0.20$ fF/µm (gate overlap capacitance per unit length per each side, including both overlap and fringing effects),

 $t_{\rm ox}$ = 12 nm (gate oxide thickness).

Consider an elementary inverter whose transistors have the following sizes:

<i>n</i> -channel transistor:	W_n (channel width) = 2 μ m;	L_n (channel length) = L_{min} ;
p-channel transistor:	$W_{\rm p}$ (channel width) = 4 μ m;	$L_{\rm p}$ (channel length) = $L_{\rm min}$.

The used fabrication technology and the layout are such that, for each transistor, the drain capacitance and the source capacitance are equal to 20% and 25%, respectively, of the overall gate capacitance, whereas the capacitances associated to interconnections are negligible.

Supply voltage V_{DD} is equal to 3 V.

The cascade of two suitably designed inverters has to be included, as a buffer, between the above elementary inverter and a load capacitor CL equal to 10 pF, as shown in Fig. 1.

The candidate is asked to:

- a) design the two inverters 1 and 2 so as to adequately limit the overall delay time from a transition of input signal IN and the ensuing transition of output signal OUT;
- b) calculate the delay time from a transition of input signal IN and the ensuing transition of output signal OUT when the buffer as designed form item a) is used;
- c) assume now that a series inductance L = 2 nH and a series resistance $R = 2 \Omega$ are present between the source terminal of the pull-down transistor (M_D) of the last stage of the buffer designed as from item a) and ground (as shown in Fig. 2); the candidate is asked to estimate the noise that arises at the source terminal of transistor M_D due to a transition 1/0 of output signal OUT, which takes place as a consequence of a transition 0/1 of input signal IN in Fig. 1.





Figura 2